


IEEE Xplore®
RELEASE 1.8

 Welcome
United States Patent and Trademark Office


>> Sea

[Help](#) | [FAQ](#) | [Terms](#) | [IEEE Peer Review](#)
[Quick Links](#)

Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced
- ☐ CrossRef

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

IEEE Enterprise

- ☐ Access the IEEE Enterprise File Cabinet

Print Format

Your search matched **14** of **1108377** documents.
A maximum of **500** results are displayed, **50** to a page, sorted by **Relevance Descending** order.

Refine This Search:

You may refine your search by editing the current search expression or entering a new one in the text box.

☐ Check to search within this result set
Results Key:

JNL = Journal or Magazine **CNF** = Conference **STD** = Standard

1 Implementation of 13 kbps QCELP vocoder ASIC

Kyung-Jin Byun; Minsoo Hahn; Kyung-Su Kim;

ASICs, 1999. AP-ASIC '99. The First IEEE Asia Pacific Conference on , 23-25 A 1999

Pages:258 - 261

[\[Abstract\]](#) [\[PDF Full-Text \(340 KB\)\]](#) IEEE CNF

2 A 150 MIPS/W CMOS RISC processor for PDA applications

Nagamatsu, M.; Tago, H.; Mijamori, T.; Kamata, M.; Murakami, H.; Ootaguro, Goto, H.; Utsumi, T.; Teruyama, T.; Mabuchi, K.; Kawasumi, A.; Malik, K.;
Solid-State Circuits Conference, 1995. Digest of Technical Papers. 42nd ISSCC 1995 IEEE International , 15-17 Feb. 1995

Pages:114 - 115, 347

[\[Abstract\]](#) [\[PDF Full-Text \(688 KB\)\]](#) IEEE CNF

3 A 1.2 W 66 MHz superscalar RISC microprocessor for set-tops, video games, and PDAs

Dac Pham; Kahle, J.; Ogden, D.; Putrino, M.; Tai Ngo; Hoover, K.; Cang Tran; Sweet, M.; Hung Hua; Quan Nguyen; Mallick, S.; Eisen, L.; Loper, A.; Chitturi Lyon, T.; Ho, B.; Patel, R.; Cheesebrough, E.; Kuttanna, B.; Piejko, A.;
Solid-State Circuits Conference, 1995. Digest of Technical Papers. 42nd ISSCC 1995 IEEE International , 15-17 Feb. 1995

Pages:180 - 181, 362

[\[Abstract\]](#) [\[PDF Full-Text \(868 KB\)\]](#) IEEE CNF

4 A mixed-signal 0.18-μm CMOS SoC for DVD systems with 432-MSample/s PRML read channel and 16-Mb embedded DRAM

Yamamoto, T.; Gotoh, S.-I.; Takahashi, T.; Irie, K.; Ohshima, K.; Mimura, N.
Solid-State Circuits, IEEE Journal of , Volume: 36 , Issue: 11 , Nov. 2001
Pages:1785 - 1794

[[Abstract](#)] [[PDF Full-Text \(427 KB\)](#)] IEEE JNL

5 A 1.2-W, 2.16-GOPS/720-MFLOPS embedded superscalar microprocessor for multimedia applications

Kubosawa, H.; Takahashi, H.; Ando, S.; Asada, Y.; Asato, A.; Suga, A.; Kimura, M.; Higaki, N.; Miyake, H.; Sato, T.; Anbutsu, H.; Tsuda, T.; Yoshimura, T.; Amano, I.; Kai, M.; Mitarai, S.
Solid-State Circuits, IEEE Journal of , Volume: 33 , Issue: 11 , Nov. 1998
Pages:1640 - 1648

[[Abstract](#)] [[PDF Full-Text \(196 KB\)](#)] IEEE JNL

6 A 433-MHz 64-b quad-issue RISC microprocessor

Gronowski, P.E.; Bowhill, W.J.; Donchin, D.R.; Blake-Campos, R.P.; Carlson, D. Equi, E.R.; Loughlin, B.J.; Mehta, S.; Mueller, R.O.; Olesin, A.; Noorlag, D.J.W Preston, R.P.
Solid-State Circuits, IEEE Journal of , Volume: 31 , Issue: 11 , Nov. 1996
Pages:1687 - 1696

[[Abstract](#)] [[PDF Full-Text \(1244 KB\)](#)] IEEE JNL

7 200-MHz superscalar RISC microprocessor

Vasseghi, N.; Yeager, K.; Sarto, E.; Seddighnezhad, M.
Solid-State Circuits, IEEE Journal of , Volume: 31 , Issue: 11 , Nov. 1996
Pages:1675 - 1686

[[Abstract](#)] [[PDF Full-Text \(1648 KB\)](#)] IEEE JNL

8 A 200 MHz RISC microprocessor with 128 kB on-chip caches

Keever, W.; Ziai, S.; Hill, M.; Weiss, D.; Stackhouse, B.
Solid-State Circuits Conference, 1997. Digest of Technical Papers. 44th ISSCC 1997 IEEE International , 6-8 Feb. 1997
Pages:410 - 411, 495

[[Abstract](#)] [[PDF Full-Text \(920 KB\)](#)] IEEE CNF

9 A microinstrumentation system for industrial applications

Higino Correia, J.; Cretu, E.; Bartek, M.; Wolffenbuttel, R.F.
Industrial Electronics, 1997. ISIE '97., Proceedings of the IEEE International Symposium on , 7-11 July 1997
Pages:846 - 850 vol.3

[[Abstract](#)] [[PDF Full-Text \(648 KB\)](#)] IEEE CNF

10 A 160 MHz 32 b 0.5 W CMOS RISC microprocessor

Montanaro, J.; Witek, R.T.; Anne, K.; Black, A.J.; Cooper, E.M.; Dobberpuhl, D. Donahue, P.M.; Eno, J.; Farrell, A.; Hoepfner, G.W.; Kruckemyer, D.; Lee, T.H Lin, P.; Madden, L.; Murray, D.; Pearce, M.; Santhanam, S.; Snyder, K.J.; Stephany, R.; Thierauf, S.C.

Solid-State Circuits Conference, 1996. Digest of Technical Papers. 43rd ISSCC
1996 IEEE International , 8-10 Feb. 1996
Pages:214 - 215, 447

[\[Abstract\]](#) [\[PDF Full-Text \(1108 KB\)\]](#) IEEE CNF

11 An implementation of an embedded microprocessor core with support for executing byte compiled Java code

Strom, O.; Aas, E.J.;

Digital Systems, Design, 2001. Proceedings. Euromicro Symposium on , 4-6 S
2001

Pages:396 - 399

[\[Abstract\]](#) [\[PDF Full-Text \(384 KB\)\]](#) IEEE CNF

12 A single-chip low power DSP/RISC CPU with 0.25 μ m CMOS technology

Shikata, T.; Kondou, S.; Nose, R.; Kuniyasu, Y.; Naitoh, M.; Suzuki, H.;

Custom Integrated Circuits Conference, 1998., Proceedings of the IEEE 1998 ,
14 May 1998

Pages:123 - 126

[\[Abstract\]](#) [\[PDF Full-Text \(364 KB\)\]](#) IEEE CNF

13 A 0.75-V, 0.7 MHz CMOS 32-bit RISC microprocessor for portable applications

Suzuki, H.; Sakai, T.; Harigai, H.; Yano, Y.;

Custom Integrated Circuits Conference, 1995., Proceedings of the IEEE 1995 ,
May 1995

Pages:573 - 576

[\[Abstract\]](#) [\[PDF Full-Text \(576 KB\)\]](#) IEEE CNF

14 Efficient DSP design for vocoder application

*Yoo, H.Y.; Kim, J.J.; Byun, K.J.; Han, K.C.; Kim, D.K.; Kim, J.S.; Lee, H.B.; Ba
M.J.;*

Custom Integrated Circuits Conference, 1995., Proceedings of the IEEE 1995 ,
May 1995

Pages:189 - 192

[\[Abstract\]](#) [\[PDF Full-Text \(376 KB\)\]](#) IEEE CNF

[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#) | [Join IEEE](#) | [Web Account](#) |
[New this week](#) | [OPAC Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#) | [No Robots Please](#) | [Release Notes](#) | [IEEE Online](#)
[Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)

Copyright © 2004 IEEE — All rights reserved

[IEEE HOME](#) | [SEARCH IEEE](#) | [SHOP](#) | [WEB ACCOUNT](#) | [CONTACT IEEE](#)[Membership](#) | [Publications/Services](#) | [Standards](#) | [Conferences](#) | [Careers/Jobs](#)**IEEE Xplore®**
RELEASE 1.8Welcome
United States Patent and Trademark Office» [Sea](#)[Help](#) | [FAQ](#) | [Terms](#) | [IEEE Peer Review](#)[Quick Links](#)**Welcome to IEEE Xplore®**

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced
- ☐ CrossRef

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

IEEE Enterprise

- ☐ Access the IEEE Enterprise File Cabinet

Your search matched **1** of **1108377** documents.A maximum of **500** results are displayed, **50** to a page, sorted by **Relevance Descending** order.**Refine This Search:**

You may refine your search by editing the current search expression or entering new one in the text box.

☐ Check to search within this result set**Results Key:****JNL** = Journal or Magazine **CNF** = Conference **STD** = Standard**1 Vector instruction set support for conditional operations***Smith, J.E.; Faanes, G.; Sugumar, R.;*

Computer Architecture, 2000. Proceedings of the 27th International Symposium on , 10-14 June 2000

Pages:260 - 269

[\[Abstract\]](#) [\[PDF Full-Text \(788 KB\)\]](#) **IEEE CNF** **Print Format**[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#) | [Join IEEE](#) | [Web Account](#) | [New this week](#) | [OPAC Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#) | [No Robots Please](#) | [Release Notes](#) | [IEEE Online Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)

Copyright © 2004 IEEE — All rights reserved

PDF] **Vector Instruction Set Support for Conditional Operations**

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... in terms of die area, **power** requirements, and ... The fourth and fifth **instructions** consume a third chime. ... Generality A good **vector instruction set** must be able to ...
www.ece.wisc.edu/~jes/papers/isca00.smith.pdf - [Similar pages](#)

Sponsor's feature

... parts of the device actually in use draw **power**. ... has been maintained; the 'C55x **instruction set** is a ... and by adding special image processing **instructions**. ...
www.neon.co.uk/campus/articles/texas/texas%20summer%2001.htm - 10k -
Cached - Similar pages

**Techniques for the Power Estimation of Sequential Logic
Circuits Under User-Specified Input Sequences and
Programs (1994) (Make Corrections) (16 citations)**

José Monteiro, Srinivas Devadas

View or download:

mit.edu/people/jcm/pu...imfsm.LPSYMP.ps

Cached: [PS.gz](#) [PS](#) [PDF](#) [Image](#) [Update](#) [Help](#)

From: mit.edu/people/...lications.html~
(more)

(Enter author homepages)

CiteSeer [Home/Search](#) [Bookmark](#) [Context](#) [Related](#)

([Enter summary](#))

Rate this article: 1 2 3 4 5 (best)

[Comment on this article](#)

Abstract: We describe an approach to estimate the average power dissipation in sequential logic circuits under user-specified input sequences or programs. This approach will aid the design of programmable controllers or processors, by enabling the estimation of the power dissipated when the controller or processor is running specific application programs. Current approaches to sequential circuit power estimation are limited by the fact that the input sequences to the sequential circuit are assumed to be... ([Update](#))

Techniques for the **Power Estimation** of Sequential Logic Circuits ...

File Format: PDF/Adobe Acrobat

... each different architecture or different **instruction set** requires a ... determine the base cost of individual **instructions**. ... presented in [9]. **Power** and switching ...
portal.acm.org/ft_gateway.cfm?id=224088&type=pdf - [Similar pages](#)

You may refine your search by editing the current search expression or entering a new one in the text box.

(monteiro<in>au) <and> (devadas<in>au)

Search

☐ Check to search within this result set

Results Key:

JNL = Journal or Magazine **CNF** = Conference **STD** = Standard

1 Sequential logic optimization for low power using input-disabling precomputation architectures

Monteiro, J.; Devadas, S.; Ghosh, A.;

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on , Volume: 17 , Issue: 3 , March 1998

Pages:279 - 284

[\[Abstract\]](#) [\[PDF Full-Text \(164 KB\)\]](#) **IEEE JNL**